



US006531997B1

(12) **United States Patent**
Gates et al.

(10) **Patent No.:** **US 6,531,997 B1**
(45) **Date of Patent:** ***Mar. 11, 2003**

(54) **METHODS FOR ADDRESSING
ELECTROPHORETIC DISPLAYS**

(75) Inventors: **Holly G Gates**, Somerville, MA (US);
Barrett Comiskey, Cambridge, MA
(US); **Peter T. Kazlas**, Sudbury, MA
(US); **Jonathan D. Albert**, Cambridge,
MA (US); **Paul S Drzaic**, Lexington,
MA (US)

(73) Assignee: **E Ink Corporation**, Cambridge, MA
(US)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 0 days.

This patent is subject to a terminal dis-
claimer.

(21) Appl. No.: **09/561,424**

(22) Filed: **Apr. 28, 2000**

Related U.S. Application Data

(63) Continuation-in-part of application No. 09/520,743, filed on
Mar. 8, 2000

(60) Provisional application No. 60/131,790, filed on Apr. 30,
1999.

(51) **Int. Cl.⁷** **G09G 3/34**

(52) **U.S. Cl.** **345/107**; 345/87; 345/95;
345/97; 345/210; 204/606; 315/169.3; 359/296;
349/35

(58) **Field of Search** 345/87, 95, 97,
345/107, 210; 204/606; 315/169.3; 359/296-299;
349/35

(56) **References Cited**

U.S. PATENT DOCUMENTS

3,036,388 A 5/1962 Tate 35/6
3,384,488 A 5/1968 Tulagin et al. 96/88

(List continued on next page.)

FOREIGN PATENT DOCUMENTS

DE 44 31 441 C1 2/1996
DE 195 00 694 A1 8/1996

(List continued on next page.)

OTHER PUBLICATIONS

Stephen F. Blazo, "10.1/9:00 A.M.: High Resolution Elec-
trophoretic Display Photoconductor Addressing," SID 82
Digest, pp. 92-93.

Bohnke, et al., "Polymer-Based Solid Electrochemic Cell
for Matrix-Addressable Display Devices," Journal of the
Electrochemical Society, vol. 138, No. 12, Dec. 1991, pp.
3612-3617.

Chiang, et al., "11.5/4:10 P.M.: A High Speed Electro-
phoretic Matrix Display," SID 80 Digest, pp. 114-115.

(List continued on next page.)

Primary Examiner—Bipin Shalwala

Assistant Examiner—Vincent E. Kovalick

(74) *Attorney, Agent, or Firm*—David J. Coie

(57) **ABSTRACT**

Novel addressing schemes for controlling bistable electroni-
cally addressable displays include the use of addressing
signals with additional signals having opposite polarity and
equal integrated signal strength, and addressing schemes
that minimize the number of state changes that a display
element undergoes. In one embodiment, pre-pulses are
employed to apply a pre-stress to an display element that is
equal and opposite to the electrical stress applied in address-
ing the element. In another embodiment, the addressing
signal is followed by a post-stressing pulse. Methods for
minimizing the number of display elements that must
change state to change the image displayed include the
determination of a set of elements that must be deactivated
and a set of elements that must be activated to change the
image depicted by a display. Alternatively, only the elements
forming one image are deactivated before the elements
forming a different image are activated.

43 Claims, 14 Drawing Sheets

